"Cascade and Extensible In-Memory Arithmetic Computing in 2T1R ReRAM Arrays ..."

Wei Zhu et al. (2024)

> Home

Details and statistics

DOI: 10.1109/ACCESS.2024.3431206

access: open

type: Journal Article

metadata version: 2024-08-22

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/access/ZhuHLLZWZWZHM24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/access/ZhuHLLZWZWZHM24
Wei Zhu, Yi-Xing He, Hao-Nan Li, Xian-Qin Liu, Siwen Zhang, Lei Wang, Jiang Zhu, Yue-Qi Wang, Jincheng Zhang, Yue Hao, Haijiao Harsan Ma:
Cascade and Extensible In-Memory Arithmetic Computing in 2T1R ReRAM Arrays Using Time-Sum-Logic Design. IEEE Access 12: 104081-104090 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.