"Digital-to-Time Converter with 3.93 ps Resolution Implemented on FPGA Chips."

Min Zhang, Hai Wang, Yan Liu (2017)

> Home

Details and statistics

DOI: 10.1109/ACCESS.2017.2700055

access: open

type: Journal Article

metadata version: 2020-03-09

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/access/ZhangWL17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/access/ZhangWL17
Min Zhang, Hai Wang, Yan Liu:
Digital-to-Time Converter with 3.93 ps Resolution Implemented on FPGA Chips. IEEE Access 5: 6842-6848 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.