"Area Optimized Synthesis of Compressor Trees on Xilinx FPGAs Using ..."

Yuelai Yuan et al. (2019)

> Home

Details and statistics

DOI: 10.1109/ACCESS.2019.2941985

access: open

type: Journal Article

metadata version: 2024-07-24

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/access/YuanTHZZCW19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/access/YuanTHZZCW19
Yuelai Yuan, Le Tu, Kan Huang, Xiaoqiang Zhang, Tiejun Zhang, Dihu Chen, Zixin Wang:
Area Optimized Synthesis of Compressor Trees on Xilinx FPGAs Using Generalized Parallel Counters. IEEE Access 7: 134815-134827 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.