"A 12-bit 1.1GS/s Pipelined-SAR ADC With Adaptive Inter-Stage Redundancy in ..."

Xianshan Wen et al. (2024)

> Home

Details and statistics

DOI: 10.1109/ACCESS.2024.3373726

access: open

type: Journal Article

metadata version: 2024-04-01

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/access/WenFFG24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/access/WenFFG24
Xianshan Wen, Tao Fu, Liang Fang, Ping Gui:
A 12-bit 1.1GS/s Pipelined-SAR ADC With Adaptive Inter-Stage Redundancy in 28 nm CMOS. IEEE Access 12: 36951-36960 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.