"An FPGA-Based Hardware Accelerator for Real-Time Block-Matching and 3D ..."

Dong Wang, Jia Xu, Ke Xu (2020)

> Home

Details and statistics

DOI: 10.1109/ACCESS.2020.3006773

access: open

type: Journal Article

metadata version: 2023-03-16

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/access/WangXX20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/access/WangXX20
Dong Wang, Jia Xu, Ke Xu:
An FPGA-Based Hardware Accelerator for Real-Time Block-Matching and 3D Filtering. IEEE Access 8: 121987-121998 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.