"PipeFL: Hardware/Software co-Design of an FPGA Accelerator for Federated ..."

Zixiao Wang et al. (2022)

> Home

Details and statistics

DOI: 10.1109/ACCESS.2022.3206785

access: open

type: Journal Article

metadata version: 2024-11-15

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/access/WangCGDCZH22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/access/WangCGDCZH22
Zixiao Wang, Biyao Che, Liang Guo, Yang Du, Ying Chen, Jizhuang Zhao, Wei He:
PipeFL: Hardware/Software co-Design of an FPGA Accelerator for Federated Learning. IEEE Access 10: 98649-98661 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.