"An Error Bound Particle Swarm Optimization for Analog Circuit Sizing."

K. G. Shreeharsha et al. (2024)

> Home

Details and statistics

DOI: 10.1109/ACCESS.2024.3385491

access: open

type: Journal Article

metadata version: 2024-05-04

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/access/ShreeharshaKVN24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/access/ShreeharshaKVN24
K. G. Shreeharsha, Siddharth R. K., M. H. Vasantha, Kumar Y. B. Nithin:
An Error Bound Particle Swarm Optimization for Analog Circuit Sizing. IEEE Access 12: 50126-50136 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.