"A High-Efficiency FPGA-Based Multimode SHA-2 Accelerator."

Hoai Luan Pham et al. (2022)

> Home

Details and statistics

DOI: 10.1109/ACCESS.2022.3146148

access: open

type: Journal Article

metadata version: 2024-04-04

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/access/PhamTDN22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/access/PhamTDN22
Hoai Luan Pham, Thi Hong Tran, Vu Trung Duong Le, Yasuhiko Nakashima:
A High-Efficiency FPGA-Based Multimode SHA-2 Accelerator. IEEE Access 10: 11830-11845 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.