"Lowering the Hit Latencies of Low Voltage Caches Based on the ..."

Ming Ling et al. (2019)

> Home

Details and statistics

DOI: 10.1109/ACCESS.2019.2933463

access: open

type: Journal Article

metadata version: 2020-01-09

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/access/LingSSSY19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/access/LingSSSY19
Ming Ling, Xiaojing Shang, Shan Shen, Tianxiang Shao, Jun Yang:
Lowering the Hit Latencies of Low Voltage Caches Based on the Cross-Sensing Timing Speculation SRAM. IEEE Access 7: 111649-111661 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.