"1.5 Gbit/s FPGA Implementation of a Fully-Parallel Turbo Decoder Designed ..."

An Li et al. (2016)

> Home

Details and statistics

DOI: 10.1109/ACCESS.2016.2599408

access: open

type: Journal Article

metadata version: 2019-06-02

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/access/LiHMAH16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/access/LiHMAH16
An Li, Peter Hailes, Robert G. Maunder, Bashir M. Al-Hashimi, Lajos Hanzo:
1.5 Gbit/s FPGA Implementation of a Fully-Parallel Turbo Decoder Designed for Mission-Critical Machine-Type Communication Applications. IEEE Access 4: 5452-5473 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.