"An Efficient Method of Parallel Multiplication on a Single DSP Slice for ..."

Zhangqin Huang, Shuo Zhang, Weidong Wang (2019)

> Home

Details and statistics

DOI: 10.1109/ACCESS.2019.2931161

access: open

type: Journal Article

metadata version: 2019-08-21

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/access/HuangZW19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/access/HuangZW19
Zhangqin Huang, Shuo Zhang, Weidong Wang:
An Efficient Method of Parallel Multiplication on a Single DSP Slice for Embedded FPGAs. IEEE Access 7: 100993-101008 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.