"The NAIL Accelerator Interface Layer for Low Latency FPGA Offload."

Edward Grindley et al. (2024)

> Home

Details and statistics

DOI: 10.1109/ACCESS.2024.3483460

access: open

type: Journal Article

metadata version: 2024-11-30

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/access/GrindleyGWVADESF24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/access/GrindleyGWVADESF24
Edward Grindley, Thurstan Gray, James Wilkinson, Chris Vaux, Adam Ardron, Jack Deeley, Alexander Elliott, Nidhin Thandassery Sumithran, Suhaib A. Fahmy:
The NAIL Accelerator Interface Layer for Low Latency FPGA Offload. IEEE Access 12: 155976-155989 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.