"A 3.5 to 4.7-GHz Fractional-N ADPLL With a Low-Power Time-Interleaved ..."

Kyoung-Ub Cho et al. (2024)

> Home

Details and statistics

DOI: 10.1109/ACCESS.2024.3469090

access: open

type: Journal Article

metadata version: 2024-10-22

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/access/ChoGPCSKEHKO24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/access/ChoGPCSKEHKO24
Kyoung-Ub Cho, Joonho Gil, Chulhyun Park, Kyu-Jin Cho, Jaewoo Shin, Eun Seong Kim, Yun Seong Eo, Ramesh Harjani, Nam-Young Kim, Taehyoun Oh:
A 3.5 to 4.7-GHz Fractional-N ADPLL With a Low-Power Time-Interleaved GRO-TDC of 6.2-ps Resolution in 65-nm CMOS Process. IEEE Access 12: 142677-142694 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.