


default search action
"A 1-ps Bin Size 4.87-ps Resolution FPGA Time-to-Digital Converter Based on ..."
Poki Chen et al. (2022)
- Poki Chen
, Joshua Adiel Wijaya
, Seiji Kajihara, Trio Adiono
, Hsiang-Yu Chen, Ruei-Ting Wang, Yousuke Miyake
:
A 1-ps Bin Size 4.87-ps Resolution FPGA Time-to-Digital Converter Based on Phase Wrapping Sorting and Selection. IEEE Access 10: 126429-126439 (2022)

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.