"Fail-Safe Logic Design Strategies Within Modern FPGA Architectures."

Priya A. Bhakta et al. (2025)

> Home

Details and statistics

DOI: 10.1109/ACCESS.2024.3520877

access: open

type: Journal Article

metadata version: 2025-01-14

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/access/BhaktaPSM25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/access/BhaktaPSM25
Priya A. Bhakta, Jim Plusquellic, Andrew Suchanek, Tom J. Mannos:
Fail-Safe Logic Design Strategies Within Modern FPGA Architectures. IEEE Access 13: 3434-3452 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.