"Supplementary Files - FPGA based Systolic Deconvolution Architecture for ..."

Alex Noel Joseph Raj (2021)

> Home

Details and statistics

DOI: 10.21227/RJY7-4F72

access: closed

type: Data or Artifact

metadata version: 2024-06-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - data/10/Raj21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/data/10/Raj21
Alex Noel Joseph Raj:
Supplementary Files - FPGA based Systolic Deconvolution Architecture for Upsampling. IEEE DataPort, 2021

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.