"Combination of SW Countermeasure and CPU Modification on FPGA against ..."

Daisuke Nakatsu et al. (2010)

> Home

Details and statistics

DOI: 10.1007/978-3-642-17955-6_19

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/wisa/NakatsuLSO10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/wisa/NakatsuLSO10
Daisuke Nakatsu, Yang Li, Kazuo Sakiyama, Kazuo Ohta:
Combination of SW Countermeasure and CPU Modification on FPGA against Power Analysis. WISA 2010: 258-272

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.