"UTTB FDSOI Back-Gate Biasing for Low Power and High-Speed Chip Design."

Wael Dghais, Jonathan Rodriguez (2014)

> Home

Details and statistics

DOI: 10.1007/978-3-319-18802-7_16

access: closed

type: Conference or Workshop Paper

metadata version: 2018-10-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/wicon/DghaisR14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/wicon/DghaisR14
Wael Dghais, Jonathan Rodriguez:
UTTB FDSOI Back-Gate Biasing for Low Power and High-Speed Chip Design. WICON 2014: 113-121

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.