"Design and Optimization of Test Solutions for Core-based System-On-Chip ..."

P. Sakthivel, P. Narayanasamy (2007)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2008-02-15

- no documents available
- export record
  dblp key:
  - conf/wce/SakthivelN07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/wce/SakthivelN07
P. Sakthivel, P. Narayanasamy:
Design and Optimization of Test Solutions for Core-based System-On-Chip Benchmark Circuits Using Genetic Algorithm. World Congress on Engineering 2007: 249-254

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.