"Mixed PLB and Interconnect BIST for FPGAs Without Fault-Free Assumptions."

Vishal Suthar, Shantanu Dutt (2006)

> Home

Details and statistics

DOI: 10.1109/VTS.2006.47

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vts/SutharD06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vts/SutharD06
Vishal Suthar, Shantanu Dutt:
Mixed PLB and Interconnect BIST for FPGAs Without Fault-Free Assumptions. VTS 2006: 36-43

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.