"On polynomial-time testable classes of combinational circuits."

Nageswara S. V. Rao, Shunichi Toida (1991)

> Home

Details and statistics

DOI: 10.1109/VTEST.1991.208154

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vts/RaoT91
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vts/RaoT91
Nageswara S. V. Rao, Shunichi Toida:
On polynomial-time testable classes of combinational circuits. VTS 1991: 172-177

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.