"Architecture Design of QPP Interleaver for Parallel Turbo Decoding."

Shuenn-Gi Lee, Chung-Hsuan Wang, Wern-Ho Sheen (2010)

> Home

Details and statistics

DOI: 10.1109/VETECS.2010.5493793

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vtc/LeeWS10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vtc/LeeWS10
Shuenn-Gi Lee, Chung-Hsuan Wang, Wern-Ho Sheen:
Architecture Design of QPP Interleaver for Parallel Turbo Decoding. VTC Spring 2010: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.