"First Demonstration of BEOL-Compatible MFMIS Fe-FETs with 3D Multi-Fin ..."

Xiaolin Wang et al. (2023)

> Home

Details and statistics

DOI: 10.23919/VLSITECHNOLOGYANDCIR57934.2023.10185306

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsit/WangZKJHSZLKLZG23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsit/WangZKJHSZLKLZG23
Xiaolin Wang, Zijie Zheng, Qiwen Kong, Leming Jiao, Kaizhen Han, Chen Sun, Zuopu Zhou, Long Liu, Yuye Kang, Gan Liu, Dong Zhang, Xiao Gong:
First Demonstration of BEOL-Compatible MFMIS Fe-FETs with 3D Multi-Fin Floating Gate: In-situ ALD-deposited MFM, LCH of 50 nm, > 2×10⁹ Endurance, and 58.3% Area Saving. VLSI Technology and Circuits 2023: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.