"High speed (1ns) and low voltage (1.5V) demonstration of 8Kb SOT-MRAM array."

M. Y. Song et al. (2022)

> Home

Details and statistics

DOI: 10.1109/VLSITECHNOLOGYANDCIR46769.2022.9830149

access: closed

type: Conference or Workshop Paper

metadata version: 2022-08-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsit/SongLYCCWHCHLWL22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsit/SongLYCCWHCHLWL22
M. Y. Song, C. M. Lee, S. Y. Yang, G. L. Chen, K. M. Chen, I J. Wang, Y. C. Hsin, K. T. Chang, C. F. Hsu, S. H. Li, J. H. Wei, T. Y. Lee, M. F. Chang, X. Y. Bao, C. H. Diaz, S. J. Lin:
High speed (1ns) and low voltage (1.5V) demonstration of 8Kb SOT-MRAM array. VLSI Technology and Circuits 2022: 377-378

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.