"A 400-ns-Settling- Time Hybrid Dynamic Voltage Frequency Scaling ..."

Erik Jens Loscalzo et al. (2024)

> Home

Details and statistics

DOI: 10.1109/VLSITECHNOLOGYANDCIR46783.2024.10631353

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsit/LoscalzoCZZLCJS24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsit/LoscalzoCZZLCJS24
Erik Jens Loscalzo, Martin Cochet, Joseph Zuckerman, Samira Zalias, Michael Lekas, Stephen Cahill, Tianyu Jia, Karthik Swaminathan, Maico Cassel dos Santos, Davide Giri, Hesam Sadeghi, Joseph Meyer, Noah Sturcken, David Brooks, Gu-Yeon Wei, Luca P. Carloni, Pradip Bose, Kenneth L. Shepard:
A 400-ns-Settling- Time Hybrid Dynamic Voltage Frequency Scaling Architecture and Its Application in a 22-Core Network-on-Chip SoC in 12-nm FinFET Technology. VLSI Technology and Circuits 2024: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.