"A 640-Gb/s 4×4-MIMO D-Band CMOS Transceiver Chipset."

Chenxin Liu et al. (2024)

> Home

Details and statistics

DOI: 10.1109/VLSITECHNOLOGYANDCIR46783.2024.10631487

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsit/LiuLYHWTSNFKWHH24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsit/LiuLYHWTSNFKWHH24
Chenxin Liu, Zheng Li, Yudai Yamazaki, Hans Herdian, Chun Wang, Anyi Tian, Jun Sakamaki, Han Nie, Xi Fu, Sena Kato, Wenqian Wang, Hongye Huang, Shinsuke Hara, Akifumi Kasamatsu, Hiroyuki Sakai, Kazuaki Kunihiro, Atsushi Shirane, Kenichi Okada:
A 640-Gb/s 4×4-MIMO D-Band CMOS Transceiver Chipset. VLSI Technology and Circuits 2024: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.