"Expanding Design Technology Co-Optimization Potentials with Back-Side ..."

Byung-Sung Kim et al. (2024)

> Home

Details and statistics

DOI: 10.1109/VLSITECHNOLOGYANDCIR46783.2024.10631392

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsit/KimCLLPKPCSKKRS24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsit/KimCLLPKPCSKKRS24
Byung-Sung Kim, Subin Choi, Jung Han Lee, Kwangmuk Lee, Jisoo Park, Jiwook Kwon, Saehan Park, Kwanyoung Chun, Harsono Simka, Aravindh Kumar, Muhammed Ahosan Ul Karim, Ken Rim, Jaihyuk Song:
Expanding Design Technology Co-Optimization Potentials with Back-Side Interconnect Innovation. VLSI Technology and Circuits 2024: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.