"An 0.08 e-. pJ/step 14-bit gain-adaptive single-slope column ..."

Luong Hung et al. (2023)

> Home

Details and statistics

DOI: 10.23919/VLSITECHNOLOGYANDCIR57934.2023.10185372

access: closed

type: Conference or Workshop Paper

metadata version: 2023-07-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsit/HungMSKTOFAAI23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsit/HungMSKTOFAAI23
Luong Hung, Koji Matsuura, Hiroki Suto, Kazutoshi Kodama, Yosuke Tanaka, Toshiaki Ono, Junichiro Fujimagari, Kentaro Akiyama, Miho Akahide, Yoshiaki Inada:
An 0.08 e^-. pJ/step 14-bit gain-adaptive single-slope column ADC with enhanced HDR function for high-quality imagers. VLSI Technology and Circuits 2023: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.