"Multi-bit per-cell 1T SiGe Floating Body RAM for Cache Memory in Cryogenic ..."

Wriddhi Chakraborty et al. (2022)

> Home

Details and statistics

DOI: 10.1109/VLSITECHNOLOGYANDCIR46769.2022.9830483

access: closed

type: Conference or Workshop Paper

metadata version: 2022-08-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsit/ChakrabortySGSS22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsit/ChakrabortySGSS22
Wriddhi Chakraborty, P. Shrestha, A. Gupta, Rakshith Saligram, Samuel Spetalnick, J. Campbell, Arijit Raychowdhury, Suman Datta:
Multi-bit per-cell 1T SiGe Floating Body RAM for Cache Memory in Cryogenic Computing. VLSI Technology and Circuits 2022: 302-303

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.