"erformance Optimization Of 60 Nm Channel Length Vertical Mosfets Using ..."

G. Shrivastav et al. (2001)

> Home

Details and statistics

DOI: 10.1109/ICVD.2001.902703

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/ShrivastavMRVAFHE01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/ShrivastavMRVAFHE01
G. Shrivastav, S. Mahapatra, V. Ramgopal Rao, J. Vasi, K. G. Anil, C. Fink, Walter Hansch, I. Eisele:
erformance Optimization Of 60 Nm Channel Length Vertical Mosfets Using Channel Engineering. VLSI Design 2001: 475-478

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.