"An Adaptive Body-Biased Clock Generation System in 28nm CMOS."

Makarand Shirasgaonkar et al. (2014)

> Home

Details and statistics

DOI: 10.1109/VLSID.2014.107

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/ShirasgaonkarVDNKW14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/ShirasgaonkarVDNKW14
Makarand Shirasgaonkar, Roxanne Vu, Deborah Dressler, Nhat Nguyen, Kambiz Kaviani, Yueyong Wang:
An Adaptive Body-Biased Clock Generation System in 28nm CMOS. VLSID 2014: 580-583

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.