"A Reconfigurable On-die Traffic Generator in 45nm CMOS for a 48 iA-32 Core ..."

Praveen Salihundam et al. (2012)

> Home

Details and statistics

DOI: 10.1109/VLSID.2012.86

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/SalihundamKJHYKEVB12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/SalihundamKJHYKEVB12
Praveen Salihundam, Mohammed Asadullah Khan, Shailendra Jain, Yatin Vasant Hoskote, Satish Yada, Shasi Kumar, Vasantha Erraguntla, Sriram R. Vangal, Nitin Borkar:
A Reconfigurable On-die Traffic Generator in 45nm CMOS for a 48 iA-32 Core Network-on-Chip. VLSI Design 2012: 292-297

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.