"A simulation study on the effectiveness of n-guardring/p-guardring on ..."

Varna Puvvada et al. (1995)

> Home

Details and statistics

DOI: 10.1109/ICVD.1995.512105

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/PuvvadaPSS95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/PuvvadaPSS95
Varna Puvvada, S. Potla, S. Tamizh Selvam, P. R. Suresh:
A simulation study on the effectiveness of n-guardring/p-guardring on latchup in 0.8 μm CMOS technology. VLSI Design 1995: 192-

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.