"Power Aware Hardware Prototyping of Multiclass SVM Classifier Through ..."

Rajesh A. Patil et al. (2012)

> Home

Details and statistics

DOI: 10.1109/VLSID.2012.47

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/PatilGSM12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/PatilGSM12
Rajesh A. Patil, Gauri Gupta, Vineet Sahula, Atanendu S. Mandal:
Power Aware Hardware Prototyping of Multiclass SVM Classifier Through Reconfiguration. VLSI Design 2012: 62-67

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.