"Design Considerations for BEOL MIM Capacitor Modeling in RF CMOS Processes."

Shyam Parthasarathy et al. (2010)

> Home

Details and statistics

DOI: 10.1109/VLSI.DESIGN.2010.63

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/ParthasarathySSG10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/ParthasarathySSG10
Shyam Parthasarathy, Balaji Swaminathan, Ananth Sundaram, Robert A. Groves:
Design Considerations for BEOL MIM Capacitor Modeling in RF CMOS Processes. VLSI Design 2010: 188-193

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.