"A Semi-Digital Delay Locked Loop for Clock Skew Minimization."

Joonbae Park, Yido Koo, Wonchan Kim (1999)

> Home

Details and statistics

DOI: 10.1109/ICVD.1999.745218

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/ParkKK99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/ParkKK99
Joonbae Park, Yido Koo, Wonchan Kim:
A Semi-Digital Delay Locked Loop for Clock Skew Minimization. VLSI Design 1999: 584-588

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.