default search action
"Design of 8-bit Dadda Multiplier using Gate Level Approximate 4: 2 Compressor."
Kattekola Naresh, Y. Padma Sai, Shubhankar Majumdar (2022)
- Kattekola Naresh, Y. Padma Sai, Shubhankar Majumdar:
Design of 8-bit Dadda Multiplier using Gate Level Approximate 4: 2 Compressor. VLSID 2022: 269-274
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.