"A Low-Power Current-Mode Clock Distribution Scheme for Multi-GHz NoC-Based ..."

Ashok Narasimhan et al. (2005)

> Home

Details and statistics

DOI: 10.1109/ICVD.2005.18

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/NarasimhanDES05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/NarasimhanDES05
Ashok Narasimhan, Shantanu Divekar, Praveen Elakkumanan, Ramalingam Sridhar:
A Low-Power Current-Mode Clock Distribution Scheme for Multi-GHz NoC-Based SoCs. VLSI Design 2005: 130-133

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.