"Interconnect Modeling for Copper/Low-k Technologies."

N. S. Nagaraj et al. (2004)

> Home

Details and statistics

DOI: 10.1109/ICVD.2004.1260959

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/NagarajBSGB04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/NagarajBSGB04
N. S. Nagaraj, Tom Bonifield, Abha Singh, Roger Griesmer, Poras T. Balsara:
Interconnect Modeling for Copper/Low-k Technologies. VLSI Design 2004: 425-

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.