"A Low Power Reprogrammable Parallel Processing VLSI Architecture for ..."

Sabyasachi Mondal, Arijit De, P. K. Biswas (2005)

> Home

Details and statistics

DOI: 10.1109/ICVD.2005.17

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/MondalDB05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/MondalDB05
Sabyasachi Mondal, Arijit De, P. K. Biswas:
A Low Power Reprogrammable Parallel Processing VLSI Architecture for Computation of B-Spline Based Medical Image Processing System for Fast Characterization of Tiny Objects Suspended in Cellular Fluid. VLSI Design 2005: 147-152

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.