"Channel Optimization for the Design of High Speed I/O links."

Rohan Mandrekar et al. (2010)

> Home

Details and statistics

DOI: 10.1109/VLSI.DESIGN.2010.87

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/MandrekarZCHCNDWH10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/MandrekarZCHCNDWH10
Rohan Mandrekar, Yaping Zhou, Sungjun Chun, Anand Haridass, Jinwoo Choi, Nanju Na, Daniel M. Dreps, Roger D. Weekly, Paul Harvey:
Channel Optimization for the Design of High Speed I/O links. VLSI Design 2010: 87-92

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.