"VaROT: Methodology for Variation-Tolerant DSP Hardware Design Using ..."

Keerthi Kunaparaju, Seetharam Narasimhan, Swarup Bhunia (2011)

> Home

Details and statistics

DOI: 10.1109/VLSID.2011.58

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-07

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/KunaparajuNB11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/KunaparajuNB11
Keerthi Kunaparaju, Seetharam Narasimhan, Swarup Bhunia:
VaROT: Methodology for Variation-Tolerant DSP Hardware Design Using Post-Silicon Truncation of Operand Width. VLSI Design 2011: 310-315

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.