"A 16Gbps 3rd Order CTLE Design for Serial Links with High Channel Loss in ..."

Thota Pranay Kumar, Siva Kumar Rapina, Bheema Rao Nistala (2023)

> Home

Details and statistics

DOI: 10.1109/VLSID57277.2023.00065

access: closed

type: Conference or Workshop Paper

metadata version: 2023-04-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsid/KumarRN23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/KumarRN23
Thota Pranay Kumar, Siva Kumar Rapina, Bheema Rao Nistala:
A 16Gbps 3rd Order CTLE Design for Serial Links with High Channel Loss in 16nm FinFET. VLSID 2023: 284-289

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.