"4×2Gbps Source-Synchronous Transmitter in 45nm CMOS."

Anant S. Kamath, Vikas Sinha, Sujoy Chakravarty (2011)

> Home

Details and statistics

DOI: 10.1109/VLSID.2011.33

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/KamathSC11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/KamathSC11
Anant S. Kamath, Vikas Sinha, Sujoy Chakravarty:
4×2Gbps Source-Synchronous Transmitter in 45nm CMOS. VLSI Design 2011: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.