"A 2.5 GHz, 1-Kb SRAM with Auxiliary Circuit Assisted Sense Amplifier in ..."

Rupesh D. Kadhao et al. (2023)

> Home

Details and statistics

DOI: 10.1109/VLSID57277.2023.00036

access: closed

type: Conference or Workshop Paper

metadata version: 2023-04-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsid/KadhaoKBHD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/KadhaoKBHD23
Rupesh D. Kadhao, Siddharth R. K., Nithin Kumar Y. B., Vasantha M. H., Devesh Dwivedi:
A 2.5 GHz, 1-Kb SRAM with Auxiliary Circuit Assisted Sense Amplifier in 65-nm CMOS Process. VLSID 2023: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.