default search action
"A 1.8 - 6.3 GHz Quadrature Ring VCO-based Fast-settling PLL for Wireline ..."
Javed S. Gaggatur (2021)
- Javed S. Gaggatur:
A 1.8 - 6.3 GHz Quadrature Ring VCO-based Fast-settling PLL for Wireline I/O in 55nm CMOS. VLSID 2021: 294-298
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.