"Test-Time Reduction for Power-Aware 3D-SoC."

Sabyasachee Banerjee, Subhashis Majumder, Bhargab B. Bhattacharya (2018)

> Home

Details and statistics

DOI: 10.1109/VLSID.2018.45

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/BanerjeeMB18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/BanerjeeMB18
Sabyasachee Banerjee, Subhashis Majumder, Bhargab B. Bhattacharya:
Test-Time Reduction for Power-Aware 3D-SoC. VLSID 2018: 103-108

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.