"LATCHSIM - A Lath-Up Simulator in VLSI CAD Environment for CMOS and BiCMOS ..."

A. Bandyopadhyay et al. (1994)

> Home

Details and statistics

DOI: 10.1109/ICVD.1994.282715

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/BandyopadhyayVBZ94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/BandyopadhyayVBZ94
A. Bandyopadhyay, P. R. Verma, A. B. Bhattacharyya, M. J. Zarabi:
LATCHSIM - A Lath-Up Simulator in VLSI CAD Environment for CMOS and BiCMOS Circuits. VLSI Design 1994: 339-342

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.