"Synthesis of Full-Adder Circuit Using Reversible Logic."

Hafiz Md. Hasan Babu et al. (2004)

> Home

Details and statistics

DOI: 10.1109/ICVD.2004.1261020

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/BabuICC04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/BabuICC04
Hafiz Md. Hasan Babu, Md. Rafiqul Islam, Syed Mostahed Ali Chowdhury, Ahsan Raja Chowdhury:
Synthesis of Full-Adder Circuit Using Reversible Logic. VLSI Design 2004: 757-760

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.