"12-NM Fin-FET 3.0G-Search/s 80-Bit × 128-Entry Dual-Port Ternary CAM."

Makoto Yabuuchi et al. (2018)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2018.8502345

access: closed

type: Conference or Workshop Paper

metadata version: 2018-10-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/YabuuchiMNT18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/YabuuchiMNT18
Makoto Yabuuchi, Masao Morimoto, Koji Nii, Shinji Tanaka:
12-NM Fin-FET 3.0G-Search/s 80-Bit × 128-Entry Dual-Port Ternary CAM. VLSI Circuits 2018: 19-20

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.